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Abstract—This paper presents an efficient carbon nanotube
(CNT) transistor modeling technique which is based on cubic
spline approximation of the non-equilibrium mobile charge
density. The approximation facilitates the solution of the self-
consistent voltage equation in a carbon nanotube so that cal-
culation of the CNT drain-source current is accelerated by at
least two orders of magnitude. A salient feature of the proposed
technique is its ability to incorporate both ballistic and non-
ballistic transport effects without a significant computational cost.
The proposed models have been extensively validated against
reported CNT ballistic and non-ballistic transport theories and
experimental results.
Index Terms—Carbon nanotube transistors, numerical model-
ing, non-ballistic effects, circuit simulation.
I. INTRODUCTION
Carbon Nanotube Transistors (CNTs) have been demon-
strated to have potential of becoming an attractive solution
in addition to their silicon counterparts, mainly due to their
electrostatic properties, such as ballistic or near ballistic trans-
port of electrons and very low conduction threshold voltages
[1], [2], [3], which make CNTs suitable for ultra high speed
and ultra low power circuit design. While physical properties
of carbon nanotubes are studied in greater depth and the
theory of CNTs becomes better understood, most state-of-the-
art physical and circuit-level models are currently concerning
ballistic or near-ballistic transport [1], [4], [5], [6], [7], [8],
[9], [10], [11], [12]. There is a growing need for numerically
efficient CNT transistor models suitable for implementation in
circuit-level simulators, especially in the light of the recently
reported successful implementations of logic circuits built
with CNTs [13]. Very recently breakthrough improvements
to accurate SPICE-compatible CNT transistor modeling have
been proposed where not only the ballistic transport but also a
number of non-ballistic effects have been included [11], [12].
However, the main stumbling block in the development of a
circuit-level model is the fact that accurate calculation of the
mobile charge involves numerical integration of the densities
of states over the number of allowed energy levels using the
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Fermi probability distribution. In addition, as the total drain
current is affected not only by the non-equilibrium mobile
charge in the nanotube but also by the charges present at
terminal capacitances, the solution of an implicit non-linear
algebraic equation is necessary using some iterative approach,
such as the Newton-Raphson method [1], [6]. Resulting CPU
times are prohibitive for the purpose of circuit simulation
where networks involving large numbers of such devices may
need to be analyzed. For example, the MATLAB script named
FETToy [14] available on line as a reference implementation
of the state-of-the art ballistic CNT theory, requires more than
12 seconds of the CPU time on a Pentium IV PC to calculate
a family of current drain characteristics for a single transistor
[15]. Inclusion of non-ballistic effects aggravates the problem
of excessive CPU time consumption.
It has been recently proposed to eliminate the need for costly
Newton-Raphson iterations and the numerical evaluation of the
Fermi-Dirac integral while still maintaining a good agreement
with the physical theory [8], [16]. These techniques are based
on piecewise approximation of the charge density profiles,
either linear [8] or non-linear [16] to simplify calculations.
In this paper we investigate the use of a cubic spline approx-
imation of the charge density which, like the piecewise non-
linear approximation, also allows a closed-form solution of the
self-consistent voltage equation. The main advantage of using
cubic splines is an improved control of the approximation
accuracy. Furthermore, as some theories on the non-ballistic
effects have recently emerged [17], [18], [19], [20], [21],
[11], [12], in addition to the ballistic transport model [16] we
demonstrate how the proposed approximation can be applied
to include non-ballistic behavior.
The approach presented in this paper addresses the need
for efficient calculation of the IDS current resulting from
ballistic and non-ballistic transport in the carbon nanotube
itself. To develop a complete CNT transistor model, a number
of additional effects representing non-idealities and parasitics,
such as contact effects or series resistances, which are external
to the inner CNT transistor, also need to be considered.
II. MOBILE CHARGE DENSITY AND SELF-CONSISTENT
VOLTAGE
When an electric field is applied between the drain and
the source of a CNT transistor illustrated in figure 1, a non-
equilibrium mobile charge is induced in the nanotube[1], [22],
[23]:
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Fig. 1. Structure layout of a top-gate CNT transistor showing components
of the proposed equivalent circuit model with the virtual node Σ for VSC .
ΔQ = q(NS + ND −N0) (1)
where NS is the density of positive velocity states filled
by the source, ND is the density of negative velocity states
filled by the drain and N0 is the equilibrium electron density.
These densities are determined by the Fermi-Dirac probability
distribution as follows:
NS =
1
2
∫ +∞
−∞
D(E)f(E − USF )dE (2)
ND =
1
2
∫ +∞
−∞
D(E)f(E − UDF )dE (3)
N0 =
∫ +∞
−∞
D(E)f(E − EF )dE (4)
where D(E), USF and UDF are defined as
D(E) = D0
E√
E2 − (Eg/2)2
Θ(E − Eg/2) (5)
USF = EF − qVSC (6)
UDF = EF − qVSC − qVDS (7)
D(E) is the density of states at the channel, D0 =
8/(3πVccacc) is the constant density of states of a metallic
nanotube, Eg is the band gap which can be calculated using
2accVcc/d [14], where acc and Vcc are the carbon π − π
nearest-neighbor bond length and energy of the tight bonding
model respectively. Θ(E − Eg/2) equals 1 when E > Eg/2
and 0 when E ≤ Eg/2.
VSC is the self-consistent voltage, a recently introduced con-
cept [1] which illustrates that the CNT energy band is affected
by external terminal voltages, D(E) is the density of states,
EF is the Fermi level, f is the Fermi probability distribution,
q is the electronic charge and E represents the energy levels
per nanotube unit length. The self-consistent voltage VSC is
implicitly related to the device terminal voltages and charges
at terminal capacitances by the following non-linear algebraic
equation [1], [8]:
VSC =
−Qt + qNS(VSC) + qND(VSC)− qN0
CΣ
(8)
where Qt represents the charge stored in terminal capaci-
tances and is defined as
Qt = VGCG + VDCD + VSCS + VSubCSub (9)
where CG, CD, CS , CSub are the gate, drain, source and
substrate capacitances correspondingly and the total terminal
capacitance CΣ is
CΣ = CG + CD + CS + CSub (10)
Cox = 2πk1ε0/ln(
2tox + d
d
) (11)
CSub = 2πk2ε0/ln(4HSub/d) (12)
where d is the diameter of the carbon nanotube, HSub
is the thickness of the SiO2 layer on the substrate, tox
is the thickness of the gate insulator and k1, k2 are the
relative permittivities of the gate and the substrate respectively
[24]. Meanwhile, the capacitances between terminals can be
obtained as follows as reported previously [14].
CG = Cox (13)
CS = 0.097Cox (14)
CD = 0.040Cox (15)
And the addition of CSub also implies that the body effects
may be taken into account in further work. The standard
approach to the solution of equation (8) is to use the Newton-
Raphson iterative method and in each iteration evaluate the
integrals in equations (3) and (4) to obtain the state densities
ND and NS .
III. CIRCUIT MODEL AND SPLINE-BASED APPROXIMATION
OF CHARGE DENSITIES
In an earlier work [15] we proposed to apportion equal
parts of the equilibrium mobile charge density N0 to the
drain and source. This facilitates circuit implementation of the
model because now the corresponding non-equilibrium mobile
charge densities QS and QD can be modeled as non-linear
circuit capacitances, dependent on the self-consistent voltage
VSC , and connected between a conceptual inner node, which
represents the self-consistent potential, and CNT terminal
nodes:
QS(VSC) = q(NS(VSC)− 12N0) (16)
and
QD(VSC) = q(ND(VSC)− 12N0) (17)
The resulting equivalent circuit is shown in figure 2 where
Σ is the hypothetical inner node described above, which
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comprises all the CNT charges. The current It represents
the tunneling, one of the non-ballistic effects discussed in
section IV. IDS is the transport current determined by the
self-consistent voltage VSC . If only ballistic transport is con-
sidered, IDS is equivalent to current IDSB given by equation
(18) below. In section IV we consider models of non-ballistic
effects which allow a more accurate representation of the
transport current IDS .
Fig. 2. Equivalent circuit for the proposed CNT transistor model.
According to the ballistic CNT ballistic transport theory
[1], [14] the drain current caused by the transport of the non-
equilibrium charge across the nanotube can be calculated using
the Fermi-Dirac statistics as follows:
IDS0 =
2qkT
πh¯
[
F0(USF
kT
)−F0(UDF
kT
)
]
(18)
where F0 represents the Fermi-Dirac integral of order 0, k
is Boltzmann’s constant, T is the temperature and h¯ is reduced
Planck’s constant.
If the self-consistent voltage VSC is known, the evaluation
of the drain current poses no numerical difficulty as energy
levels USF , UDF can be found quickly from equations 6,7
and IDS calculated directly using the closed-form analytical
solution of the Fermi-Dirac integral of order 0 [25]. However,
as it has already been highlighted above, the solution of the
self-consistent voltage equation (8) is very time consuming
because it involves a Newton-Raphson iterative process in
which each iteration requires numerical integration to obtain
state densities ND(VSC) and ND(VSC). This is the main
drawback of general methods in calculating charge densities.
The next section outlines a piecewise approximation technique
that eliminates the need for these complex calculations while
maintaining a high modeling accuracy.
Our earlier work [16] proposed a piecewise non-linear
approximation technique that eliminates the need for these
complex calculations. Although the piecewise non-linear ap-
proach was demonstrated to be very fast and accurate in the
transistor modeling, it requires a complex fitting process when
deciding on the number of approximation pieces and intervals
of the ranges, which makes this type of modeling inflexible.
To improve the ease of use of the model without losing much
of the computational efficiency, a piecewise approximation of
the mobile charge based on cubic splines [26] can be used as
an alternative. While cubic splines are generally cumbersome
to apply in semiconductor modeling where multi-dimensional
approximations are usually required, here they are particularly
suitable and easy to apply because the dependence of non-
equilibrium mobile charge on the self-consistence voltage is
one dimensional. As illustrated below, the numerical efficiency
of the ballistic CNT transport model hinges on an efficient
calculation of the non-equilibrium mobile charge. For the
charge density defined in Section II
Q(VSC) =
q
2
∫ +∞
−∞
D(E)f(E − EF − VSC)dE (19)
a simple spline structure can be build, using n equally
spaced points, to approximate the mobile charge dependence
on VSC using cubic polynomial pieces of the following form
Q(VSC) = aiV 3SC + biV
2
SC + ciVSC + di (20)
where ai, bi, ci and di, i = 1, . . . , n − 1 are spline
coefficients. This enables a closed-form solution of the self-
consistent voltage equation (8) as, for each piece, it now
becomes a a polynomial equation of the third order. Thus, the
need for costly Newton-Raphson iterations and evaluations of
Fermi-Dirac integrals is eliminated.
IV. NON-BALLISTIC TRANSPORT EFFECTS
Research into non-ballistic transport in carbon nanotubes
has recently yielded results and some new theories have been
reported. Studies of the energy domain reveal that the in-
commensurate system within a non-ideal nanotube implies the
existence of a general non-ballistic regime [17]. The transport
type in carbon nanotubes, ballistic or non-ballistic, depends
on the energy region. Studies of the energy domain reveal
that the incommensurate system within a non-ideal nanotube
implies the existence of a general non-ballistic regime [17].
For a CNT transistor with the length smaller than the carrier
mean free path but larger than the Coulomb blockade length,
the ballistic transport will dominate. To travel through a
single defect Coulomb potential, the transmission coefficient
can be calculated by Tdefect(E) = Gfilled(E)/Gempty(E)
[18], where E is the energy of the hole in a nanotube.
Therefore, the charging and discharging decides the maximum
differential conductance through single transport channels, and
E is directly determined by the terminal voltage VDS . For non-
ballistic CNTs, this transmission coefficient fluctuation could
be caused by mobility fluctuation. However, under the effects
of scattering, E is much smaller than qVDS in the case. It has
also been shown that a mismatch of helicity between adjacent
shells may result in a short mean-free path [19]. In addition,
all kinds of likely defects, such as vacancies, contamination,
contact to the substrate, and adsorbed molecules may cause
non-ballistic transport [19]. In the light of these results,
the non-ballistic transport in CNTs is likely to attract more
research attention in the near future. Below we outline four
major non-ballistic effects which have been implemented in
our numerical models.
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A. Elastic scattering
The elastic scattering mechanism in the CNT channel region
affects the channel resistance and therefore makes a potential
drop of the channel voltage. Assuming that mean free path
(MFP) leff is proportional to the diameter of the nanotube
[27], [28], which is leff = d/(d0)λeff , where d0 is the
reference diameter when λeff is the elastic-scattering MFP
[12], and the transmission probability in the elastic-scattering
channel region can be expressed using Teff = leff/(L+leff ),
where d is the CNT diameter, λeff ≈ 200nm [29] and L is
the channel length. The channel potential drop can hereby be
derived as
VDSeff =
L
L + dd0 · λeff
VDS (21)
The contribution to the device current characteristics can be
computed directly from the variable voltage VDSeff due to
the elastic scattering instead of the channel resistance, which
simplifies the calculation efficiently [12]. Figure 3 illustrates
how the drain current changes when the elastic scattering effect
relating to the channel length is considered.
Fig. 3. Comparison of the drain currents at VG = 0.6V, T = 300K ,
EF = −0.32eV and L = 300nm for models with the elastic scattering
effect: FETToy model (dotted line), the FETToy-plus model (solid line) and
the proposed spline Model 1 with the elastic scattering effect (dashed line).
B. Band gap tuning with strain
It has been demonstrated that the transport property of a
CNT can vary under strain [30]. Measurements have shown
that the strain exerted onto a nanotube can change the band gap
thus affect the transport characteristics. The shape distortion
formed by the strain can be treated as a key factor when
calculating the extra band gap caused by the effect.
Egeff = Eg +
dEgstrain
dχ
χ (22)
where Egeff is the effective band gap under strain,
dEgstrain is the gap shift due to the strain and χ is defined
as the distortion factor under strain.
It has also be indicated that the change rate of the band gap
dEgstrain
dχ in the light of strain is chirality dependent, which
can be computed using
dEgstrain
dχ
= 3σ(1 + r0)sign(2p + 1)cos(3φ) (23)
In the equation, σ is the overlap integral of the tight-binding
C-C model, with a value of circa 2.7eV , r0 ≈ 0.2 is the
Poisson’s ratio, φ is the chiral angle of the nanotube and p
comes from the CNT chirality: for a CNT with the chirality
(m,n), m − n = 3l + p, where l and p are both integrals.
It is indicated that the chirality and strain can both influence
the band gap of a CNT and the total gap Egeff could be
either larger or less than the ideal diameter-based calculation
Eg , which might cause the transport to decrease or increase
respectively.
Figure 4 illustrates that when under certain strain conditions
(χ = 0.1, p = 1 and φ = 20o) the drain current has been
reduced due to the bang gap variation.
Fig. 4. Comparison of the drain currents at VG = 0.6V for models with
(dashed line) and without (solid line) strain effects for a 300nm long CNT
channel with the diameter of1nm at EF = −0.32eV and T = 300K .
C. Tunneling effect
The tunneling effect is also inevitable in the subthreshold
region, which may cause self-consistence potential lowering
and thereby worsen the threshold characteristics of the tran-
sistor. One simplified method to describe the tunneling effect
is to introduce a parameter Tt, called the tunneling probability
[11], which is calculated as
Tt ≈ π
2
9
e
−π
√
m∗E3g√
8qh¯F (24)
where F is a parameter which triggers the tunneling under
high electrical field [11] and m∗ is the effective electron mass
[11]. The tunneling current then can be obtained by Tt timing
the maximum possible tunneling current using
4
It =
4qkT
h
Tt
M∑
m=1
[ln(1 + e(qVDSeff−Egeff/2−EF )/KBT )
−ln(1 + e(qVDSeff−EF )/KBT )]max(qVDSeff − Egeff , 0)
qVDSeff − Egeff
(25)
Fig. 5. Comparison of the drain currents at VG = 0.6V for models with
(circlet line) and without (solid line) tunneling effects for a 300nm long CNT
channel with the diameter of 1nm at EF = −0.32eV and T = 300K .
It can be noticed from figure 5 that the tunneling current
has increased the total drain current throughout the VDS range,
but the effect only becomes obvious when the bias voltage is
getting large and exceed a certain turning point depending on
the coefficients.
D. Phonon scattering
For semiconducting carbon nanotubes, the scattering effects
are related to the band energy. The effective phonon scattering
mean free path in a semiconducting nanotube can be computed
by
1
lsc(Vx)
=
1
lap
[
1− 1
1 + e(EF−qVSC+qVx)/KBT
]
+
1
lop
[
1− 1
1 + e(EF−qVSC−h¯ωop+qVx)/KBT
] (26)
where lap = 500nm is a typical acoustic phonon scattering
MFP value while lop = 15nm is a typical optical phonon
scattering MFP, and h¯ωop ≈ 0.16eV is a typical OP energy
[20], [21]. It can be noticed that at low carrier energy (e.g. <
0.15eV ), the acoustic scattering dominates; while the optical
scattering is more important at high kinetic energy.
TS =
lsc(0)
lsc(0) + L
(27)
TD =
lsc(VDSeff )
lsc(VDSeff ) + L
(28)
IDSp =
2qkT
πh¯
[TSln(1 + e
EF−qVSC
kT )
−TDln(1 + e
EF−q(VSC+VDSeff )
kT )]
(29)
Equations (27),(28) and (29) are to describe the scattering
effects on the I − V characteristics. Figure 6 illustrates that
the phonon scattering effects may limit the transport capability
of carriers in the channel and hence restrain the drain current.
Different from equation (18), the scattering coefficients TS and
TD are introduced in equation (29) which indicates the effects
of the phonon scattering.
Fig. 6. Comparison of the drain currents at VG = 0.6V for models with
(dashed line) and without (solid line) phonon scattering effects for a 300nm
long CNT channel with the diameter of 1nm at EF = −0.32eV and T =
300K .
It can be seen from above subsections that some non-ideal
effects exist when operating a CNT transistor and therefore
the transport characteristics becomes non-ballistic. There can
be quite a large number of factors including scattering mecha-
nisms, parasitic capacitances and energy barriers as well, and
the transport phenomenons introduced above are just part of
them. Some non-idealities, such as contact junction effects, are
also of great importance. However, more theoretical analysis
and mathematic expressions are needed before they can be
added into the model. In reality, the non-ballistic effects
are caused by a number of factors, including fabrication
technologies and materials, etc. Therefore, it becomes difficult
to identify which effect is more important, and it can be seen
certain effects are dominant when the related coefficients are
of great value in the provided device. For a model with non-
ballistic effects introduces above, the transport equation can
be treated as the summary of the transport current and the
tunneling current, which is also reflected in figure 2 as the
parallel current sources.
By adding equations (21), (22), (25) and (29) to the original
FETToy MATLAB scripts, we developed an extended model
named FETToy+ [31] which has included the above four non-
ballistic effects in the model. Figure 7 shows an accuracy
comparison between FETToy and FETToy+ which combines
the effects shown in Figures 3, 4, 5 and 6 respectively.
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Fig. 7. Comparison of the drain currents at VG = 0.6V for FETToy (solid
line) and FETToy+ (dashed line) models with 300nm channel length and
1nm diameter at EF = −0.32eV and T = 300K .
V. PERFORMANCE OF PROPOSED MODEL
For an ideal model with no non-ballistic effects, once the
self-consistent voltage VSC is efficiently calculated from the
closed-form solutions of equation (8) after the approximation
which yields only linear, quadratic or a 3rd order polynomial
relations, the total drain current can be directly obtained
from equations (6), (7) and (18). However, when non-ballistic
transport features are considered, a more complicated model
which includes additional coefficients and equations is needed.
To clarify the distinction and compare the performance of the
proposed models, separate simulations have been carried out
for both ideal and non-ballistic scenarios.
A. Ballistic model
In the ballistic modeling approach, the calculations are
extremely fast, as Newton-Raphson iterations and integration
of the Fermi-Dirac probability distribution are now eliminated.
Table I shows the average CPU times for proposed models
and those for FETToy. For accurate measurement, experiments
were carried out by invoking all models 100 times. Results
show that spline models are more than two orders of magni-
tude faster than FETToy. The extent to which the modeling
accuracy was compromised by numerical approximation was
also measured by calculating average RMS errors in the
simulations. Here we chose the concept of normalized RMS
error which is expressed in equation (30).
normalized RMSE =
√∑n
i=1 (ai−bi)2
n
max(ai, bi)−min(ai, bi) (30)
Figures 8 and 9 show the IDS characteristics calculated by
FETToy compared with two spline ballistic models, Model 1
and Model 2 using n = 4 and n = 5 points respectively.
As shown in Table I, both models maintain a high accuracy
in terms of the average RMS error. As expected, Model 2
is slightly more accurate with errors not exceeding 1.1% at
T = 300K and EF = −0.32eV throughout the typical ranges
of drain voltages VDS and gate bias VG.
Fig. 8. Drain current characteristics at T = 300K and EF = −0.32eV
for FETToy(solid lines) and piecewise approximation using ballistic Model 1
(dashed lines).
Fig. 9. Drain current characteristics at T = 300K and EF = −0.32eV
for FETToy(solid lines) and piecewise approximation using ballistic Model 2
(dashed lines).
TABLE I
COMPARISON OF AVERAGE CPU TIME AND MAXIMUM RMS ERROR OF
PROPOSED BALLISTIC MODELS WITH FETTOY.
FETToy Spline Max CPU
CPU time model RMSE time
1287 sec
Model 1 1.4% 11.7Sec
Model 2 1.1% 19.3Sec
B. Models with ballistic and non-ballistic effects
When taking into account the non-ballistic effects described
in section IV, the FETToy model [14], which implements
the purely ballistic transport theory, cannot be used as a
reference for accuracy and speed analysis. By adding equations
(21), (22), (25) and (29) to the original FETToy MATLAB
scripts, we developed an extended model named FETToy+
[31] which is capable of analyzing both ballistic and non-
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ballistic performance of CNTs. Similarly, the cubic spline
model has been enhanced to include the non-ideal effects. The
second group of simulations illustrate that the drain current
may be reduced dramatically due to the presence of non-
ballistic effects. We have tested two spline-based non-ballistic
models, Model 3 and Model 4 with n = 4 and n = 5 spline
points correspondingly. Figure 10 and 11 show the simulation
results for FETToy+ and both the spline non-ballistic models.
In addition, the accuracy and the speed of the proposed models
have been measured and compared with those of FETToy+,
and results are listed in Table II. It can also be seen that the
non-ballistic models consume more CPU time than ballistic
models due to more complicated calculations.
Fig. 10. Drain current characteristics at T = 300K and EF =
−0.32eV for a L = 300nm CNT channel including non-ballistic effects
for FETToy+(solid lines) and piecewise approximation using non-ballistic
Model 3 (dashed lines).
Fig. 11. Drain current characteristics at T = 300K and EF =
−0.32eV for a L = 300nm CNT channel including non-ballistic effects
for FETToy+(solid lines) and piecewise approximation using non-ballistic
Model 4 (dashed lines).
VI. COMPARISON WITH EXPERIMENTAL RESULTS
Additionally, to validate the performance of the proposed
models, some reported experimental characteristics were com-
pared with the simulation results for d = 1.6nm, tox =
TABLE II
MAXIMUM RMS ERROR TO FETTOY+ AND AVERAGE CPU TIMES OF
SPLINE MODELS WITH NON-BALLISTIC EFFECTS.
FETToy+ Spline Max CPU
CPU time model RMSE time
2261 sec
Model 3 1.9% 13.4 sec
Model 4 1.5% 22.8Sec
TABLE III
AVERAGE RMS ERRORS IN IDS COMPARISON TO THE EXPERIMENTAL
RESULTS OF FETTOY MODEL AND THE PROPOSED NON-BALLISTIC (NB)
MODELS FOR d = 1.6nm, tox = 50nm, T = 300K AND EF = −0.05eV .
VG[V ] Spline Model 3 Spline Model 4
0.2 13.3% 12.8%
0.4 12.5% 11.9%
0.6 11.3% 10.6%
50nm, T = 300K and EF = −0.05eV . Figures 12 shows that
the proposed cubic spline model with non-idealities obtains
close drain current performance to the experimental measure-
ments which were derived recently and provided sufficient
information about the transistor parameters [32]. The n-type
carbon nanotube transistor was fabricated with K-doping and
grounded back gate in the reported experiment. Table III shows
the corresponding average normalized RMS errors. As it can
be seen from the following table and figure, both models
maintain high accuracy over a wide range temperature and
Fermi level values for different carbon-nanotube diameters
with the non-ballistic Model 4 being slightly mode accurate.
Fig. 12. Comparison to the experimental results(circlet lines) of the proposed
non-ballistic Model 4 (dashed lines) for d = 1.6nm, tox = 50nm, T =
300K and EF = −0.05eV .
VII. CONCLUSION
A fast and efficient numerical approach to CNT transistor
modeling has been proposed. It allows a straightforward in-
corporation of both ballistic and non-ballistic transport effects.
7
Results have shown that CPU times can be accelerated by
two, or in some cases three, orders of magnitude compared
with the traditional approach where time-consuming Fermi-
Dirac integral and Newton-Raphson iterations are used. The
key advantage of the presented technique is that it overcomes
numerical difficulties in the calculation of the drain-source cur-
rent by allowing a closed-form solution of the self-consistent
voltage equation. Numerical integration and Newton-Raphson
iterations are therefore avoided leading to a substantial accel-
eration in the model evaluation. The presented model concerns
ballistic and non-ballistic transport in the carbon nanotube
itself. Future work involves the development of an enhanced
CNT transistor model by adding effects external to the inner
CNT transistor, such as the Schottky barrier between the
carbon nanotube and metal contacts, multiple CNTs at a
single gate, channel fringe capacitances, parasitic source/drain
resistance, series resistance due to the scattering effects.
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